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Abstract: The use of hardware accelerators, e.g., with GPGPUs or customized
circuits using FPGAs, are particularly interesting for accelerating data- and
compute-intensive applications. However, to get high performance, it is manda-
tory to restructure the application code, to generate adequate communication
mechanisms, and to compile the different communicating processes so that the
resulting application is highly-optimized, with full usage of the memory band-
width. In the context of the high-level synthesis (HLS) of hardware accelerators,
we show how to automatically generate such an optimized organization for an
accelerator communicating to an external DDR memory. Our technique relies
on loop tiling, the generation of pipelined processes (overlapping communica-
tions & computations), and the automatic design (synchronizations and sizes)
of local buffers.
Our first contribution is a program analysis that specifies the data to be
read from and written to the external memory so as to reduce communications
and reuse data as much as possible in the accelerator. This specification, which
can be used in different contexts, handles the cases where data can be redefined
in the accelerator and/or approximations are needed because of non-analyzable
data accesses. Our second contribution is an optimized code generation scheme,
entirely at source-level, that allows us to compile all the necessary glue (the
communication processes) with the same HLS tool as for the computation kernel.
Both contributions use advanced polyhedral techniques for program analysis and
transformation. Experiments with Altera HLS tools show the correctness and
efficiency of our technique.
Key-words: Polyhedral optimizations, communication optimizations, pipelined
processes, DDR memory, hardware accelerators, HLS.
∗ Compsys, LIP, UMR 5668 CNRS, INRIA, ENS-Lyon, UCB-Lyon
Analyse de programme et optimisations des
communications au niveau source pour la
synthèse de haut niveau
Résumé :
Les accélérateurs matériels, comme par exemple via l’utilisation de GPGPUs
ou de circuits dédiés sur FPGAs, sont particulièrement intéressants pour accélé-
rer les applications gourmandes en calculs et en accès aux données. En revanche,
pour obtenir de bonnes performances, il est indispensable de restructurer le code
de l’application, de générer des mécanismes de communication adéquats, et de
compiler les différents processus communicants de sorte que l’application résul-
tante soit hautement optimisée, avec un bon usage de la bande passante vers la
mémoire. Dans le contexte de la synthèse de haut niveau (HLS) d’accélérateurs
matériels, nous montrons comment générer automatiquement une telle organi-
sation optimisée pour un accélérateur communiquant avec une mémoire externe
DDR. Notre technique repose sur le « tiling » (calcul par bloc), la génération de
processus pipelinés (en recouvrant calculs et communications), et la conception
automatique (synchronisations et tailles) de « buffers » locaux.
Notre première contribution est une analyse de programme qui spécifie les
données à lire depuis la mémoire externe et à écrire dans cette mémoire de
façon à réduire les communications et à réutiliser les données, autant que faire se
peut, dans l’accélérateur. Cette spécification, qui peut être utilisée dans d’autres
contextes, prend en compte les cas où les données peuvent être redéfinies dans
l’accélérateur et/ou des approximations sont nécessaires du fait d’accès non
analysables. Notre seconde contribution est un schéma de génération de code
optimisé, entièrement au niveau source, qui nous permet de compiler tous les
mécanismes d’optimisation (les processus communicants) avec le même outil
de HLS que le noyau de calcul lui-même. Ces deux contributions utilisent des
techniques polyédriques avancées d’analyse et de transformation de programme.
Les expérimentations menées avec l’outil de synthèse d’Altera C2H montre la
correction et l’efficacité de notre technique.
Mots-clés : Optimisations polyédriques, optimisations des communications,
processus pipelinés, mémoire DDR, accélérateurs matériels, synthèse de haut
niveau.
Program Analysis and Source-Level Communication
Optimizations for High-Level Synthesis
Abstract – The use of hardware accelerators, e.g., with GPGPUs
or customized circuits using FPGAs, are particularly interesting
for accelerating data- and compute-intensive applications. How-
ever, to get high performance, it is mandatory to restructure the
application code, to generate adequate communication mecha-
nisms, and to compile the different communicating processes
so that the resulting application is highly-optimized, with full
usage of the memory bandwidth. In the context of the high-
level synthesis (HLS) of hardware accelerators, we show how
to automatically generate such an optimized organization for
an accelerator communicating to an external DDR memory.
Our technique relies on loop tiling, the generation of pipelined
processes (overlapping communications & computations), and the
automatic design (synchronizations and sizes) of local buffers.
Our first contribution is a program analysis that specifies the
data to be read from and written to the external memory so as
to reduce communications and reuse data as much as possible in
the accelerator. This specification, which can be used in different
contexts, handles the cases where data can be redefined in the
accelerator and/or approximations are needed because of non-
analyzable data accesses. Our second contribution is an optimized
code generation scheme, entirely at source-level, that allows us
to compile all the necessary glue (the communication processes)
with the same HLS tool as for the computation kernel. Both
contributions use advanced polyhedral techniques for program
analysis and transformation. Experiments with Altera HLS tools
show the correctness and efficiency of our technique.
I. INTRODUCTION
High-level synthesis tools [1], e.g., Catapult-C, C2H, Gaut,
Impulse-C, Pico-Express, Spark, Ugh, provide a convenient
level of abstraction (in C-like languages) to implement com-
plex designs. Most of these tools integrate state-of-the-art
back-end compilation techniques and are thus able to derive
an optimized internal structure, thanks to efficient techniques
for scheduling, resource sharing, and finite-state machines
generation. However, integrating the automatically-generated
hardware accelerators within the complete design, with opti-
mized communications, synchronizations, and local buffers,
remains a very hard task, reserved to expert designers. In
addition to the VHDL glue that must sometimes be added,
the input program must often be rewritten, in a proper way
that is not obvious to guess. For HLS tools to be viable,
these issues need to be addressed: a) the interface should be
part of the specification and/or generated by the HLS tool;
b) HLS-specific optimizing program restructuring should be
available, either in the tool or accessible to the designer,
so that high performances (mainly throughput, with limited
memory size for housekeeping) can be achieved. Such high-
level transformations and optimizations are standard in high-
performance compilers, not yet in high-level synthesis, even
if their interest has been demonstrated through hand-made
designs or restructuring methodologies [2], [3], [4].
The goal of this paper is to show how such a restructuring
can be fully automated, thanks to advanced polyhedral code
analysis and code generation techniques, entirely at source
level (i.e., in C). We focus on the optimization of hardware
accelerators working on a large data set that cannot be
completely stored in local memory, but need to be transferred
from a DDR memory at the highest possible rate, and possibly
stored temporarily locally. For such a memory, the throughput
of memory transfers is asymmetric: successive accesses to the
same DDR row are pipelined an order of magnitude faster
than when the states of the finite-state machine controlling
the DDR must be changed to access different rows. In other
words, accessing data by blocks is a direct way of improving
the performances: if not, the hardware accelerator, even highly-
optimized, keeps stalling and runs at the frequency of the
DDR accesses. The same situation occurs when accessing a
bus for which burst communications are more efficient, when
optimizing communications for GPGPUs or, more generally,
when communications, between an external large memory
and an accelerator with a limited memory, should be reduced
(thanks to data reuse in the accelerator), pipelined, and prefer-
ably performed by blocks. This is why we believe that our
techniques, although developed for HLS and specialized to
Altera C2H [5], can be interesting in other contexts.
Our technique relies on loop tiling to increase the granular-
ity of computations and communications. Each strip of tiles
is optimized as follows. Transfers from and to the DDR are
pipelined, in a blocking and double-buffering fashion, thanks
to the introduction of software-pipelined communicating pro-
cesses. Data reuse within a strip is exploited by accessing
data from the accelerator and not from the DDR when already
present. Local memories are automatically generated so as to
store communicated data and exploit data reuse. To make this
scheme possible, our main contributions are the following:
Program analysis We propose a complete specification of the
sets of data to be transferred for a strip of tiles. It is
general enough to handle the case where data used in a
strip can also be redefined in the strip or and the case
where data read and written are over-approximated.
Code generation Our code generation is parameterized by a
“scheduling function” that expresses the tiling of loops
and the pipelining of tiles. Based on this function, the
size of local buffers, the scanning of data sets to access
the DDR row-wise, and the generation of communicating
processes are automatically performed.
Integration A unique feature of our technique is that the orig-
inal computation kernel and all generated communicating
processes are expressed in C and compiled into hardware
with the same HLS tool, used as a back-end compiler.
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Section II details the specification for optimized data trans-
fers in a tile strip. Section III presents the different steps of
the code generation. Section IV provides experimental results
comparing the performances of the hardware accelerators
generated from the program optimized by hand and from
the program optimized automatically, thanks to our method.
Section V concludes and gives future directions.
II. COMMUNICATION OPTIMIZATION
Our method can be applied to accelerate a kernel onto
which loop tiling [6] and polyhedral transformations [7] can
be applied, i.e., a set of for nested loops, manipulating arrays
and scalar variables, whose iterations can be represented by
an iteration domain using polyhedra. This is the case when
loop bounds and if conditions are affine expressions of
surrounding loops counters and structure parameters.
A. Loop tiling and transformation function
Loop tiling is a standard loop transformation, which has
proven to be effective for automatic parallelization and data
locality improvement. With loop tiling, the iteration domain
is partitioned into rectangular blocks (tiles) of iterations to
be executed atomically. Loop tiling can be viewed as a com-
position of strip-mining and loop interchange. Strip-mining
introduces two kinds of loops: the tile loops, which iterate
over the tiles, and the intra-tile loops, which iterate in a tile.
This step is always legal. Then, loop interchange pushes the
intra-tile loops in the inner dimensions of the loop nest. In
some cases, preliminary loop transformations, such as loop
skewing, are necessary to make the loops tilable. We call tile
strip the set of tiles described by the last tile loop, for a given
iteration of the outer tile loops. This notion will be widely used
in our approach, as most optimizations will be done within a
tile strip, parameterized by the counters of the outer tile loops.
A loop tiling for a statement S, surrounded by n nested
loops with iteration domain DS , can be expressed with a n-
dimensional affine function ~i 7→ θ(S,~i) and one (to make
things simpler) size parameter b, where~i is the iteration vector
specifying the iterations of DS . A tile, defined by n loop
counters I1, . . . , In, contains ~i if Ikb ≤ θ(S,~i) < (Ik + 1)b,
for k ∈ [1..n]. Adding these constraints, for a fixed value b, to
those expressing DS gives an iteration domain D′S of dimen-
sion 2n. If the transformation θ corresponds to n permutable
loops, then a valid sequential schedule of the tiled code is:
θtiled(S, I1 . . . In,~i) = (I1, . . . , In, θ(S,~i))
Giving S, D′S , and θtiled to a polyhedral code generator
will generate the tiled code [8], [9]. We point out however
that we do not apply such a rewriting as a preliminary
transformation as this would complicate our subsequent op-
timizations. Instead, all analysis and code generation steps
are parameterized by the function θ. As will be explained
in Section III-B, this function is also used to express the
relative schedules of read, write, and computation processes
and help us design the adequate local buffers in a double-
buffering fashion. Actually, “double-buffering” is a language
simplification: we do not really use two buffers, but one larger
buffer. However, two successive blocks of computation in a tile
strip are indeed pipelined with two blocks of communications,
so as to overlap communications and computations. In our
current implementation, we leave the choice of tiling to the
user, which must be specified by means of a function θ.
B. Communication coalescing
This section presents a method to select the array regions
to be loaded from and stored to the DDR for each tile. This
step will impact two important criteria: a) the amount of
communications with the DDR and b) the size of the local
memory. At first glance, it may seem that these criteria are
antagonistic. Actually, we prove that, with our scheme, this is
not the case. Both can be minimized at the same time.
To perform data transfers, several solutions are possible. The
most naive one is to access the DDR each time a data access
is performed in the code. This solution does not require any
local memory but is very inefficient: the latency to the DDR
has to be paid for each access, which takes roughly 400 ns on
our platform. Accesses must therefore be pipelined (a feature
available in Altera HLS tool C2H) so that the accelerator
throughput now depends not on the DDR latency, but on its
throughput. If successively accessed data are not in the same
DDR row, the accelerator is then able to receive 32 bits every
80 ns. However, if data accesses are reorganized by blocks on
the same row, thanks to loop tiling, the accelerator may achieve
full rate, i.e., receive 32 bits every 10 ns. But to sustain this
rate and not pay any DDR latency, communications must be
fully pipelined. This can be done thanks to communication
coalescing, which amounts to host transfers out of a tile and
regroup the same accesses to eliminate redundancy [10], [11].
To exploit communication coalescing, several approaches
are again possible, depending on when transfers are performed.
The first one is to load, just before executing a tile, all
the data read in the tile, then to store to the DDR all data
written in the tile. This solution, although correct, would not
exploit data reuse and, unless no dependence exists between
successive tiles, would forbid to overlap computations and
communications. The other extreme solution is to first load
all data needed in a tile strip, then to execute all tiles in the
strip, before finally storing to the DDR all data produced by
the strip. This would exploit data reuse but would require a
large local memory to store all needed data. Furthermore, the
computations would have to wait for all data to arrive before
starting. The strategy we formalize in this section consists
in sending load and store requests to the DDR only when
needed. For each tile, we load from the DDR the data read
for the first time in the current tile strip and we store to the
DDR the data written for the last time in the current tile strip.
Meanwhile, the data is kept and used (read and written) in the
local memory, exploiting data reuse. As a bonus, the method
no longer requires two consecutive tiles of a tile strip to be
dependence-free. Indeed, as the data concerned by the inter-
tile data dependences are kept in local memory, the sequential
execution of tiles guarantees the correctness of the program.
RR n° 7648
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C. General specification
For every tile t, we want to specify Load(t), the data to
be loaded from the DDR just before executing the tile, and
Store(t), the data to be stored to the DDR just after executing
the tile. Let In(t) be the data read in the tile t (before being
possibly rewritten) and Out(t) be the data written in t. Here,
we assume the sets In(t) and Out(t) to be exact. The case of
approximation is studied later (Section II-E).
Definition 1 (Valid Load). The function t 7→ Load(t) is valid
if and only if (iff) the following conditions hold for any tile T .
(i) ∪t≤T {In(t) \ Out(t′ < t)} ⊆ Load(t ≤ T ).
(ii) Out(t < T ) ∩ Load(T ) = ∅.
The notation Load(t < T ) stands for ∪t<TLoad(t) (same
for the other expressions). Figure 1 illustrates Definition 1.
Condition (i) means that all the data needed by the tile T ,
i.e., those input to the tile T but not produced by a previous
tile, are loaded just before this tile or earlier. Condition (ii)
means that there is no overwriting of a data already alive and
modified in the buffer. This arises when a data is written in a
previous tile before being read in the current tile. Without this
condition, some data would possibly be loaded from the DDR
and overwrite the existing value, which would be incorrect.
Definition 2 (Valid Store). The function t 7→ Store(t) is valid
iff the following conditions hold (Tmax last tile of the strip):
(i) Out(t ≤ Tmax) = Store(t ≤ Tmax).
(ii) Store(T ) ∩ Out(t > T ) = ∅ for any tile T .
Definition 2 is illustrated in Figure 2. Conditions (i) and (ii)
mean that we expect to store exactly the data locally modified.
Condition (ii) means that a data is stored after its last write.
This is actually stronger than what is really needed for a
validity condition, as a value could be stored several times.
But this assumption will simplify the proofs, without hurting
the correctness of the whole construction. We could also define
more complex schemes, allowing for example to load from the
DDR a value modified in the tile strip. But we would need to
be able to guarantee that this value was already stored in the
DDR and not modified again before the load. This would also
imply a combined definition of the Load and Store functions.
Definition 3 (Exact Load). Load(t) is exact iff the following
conditions hold for any tile T :
(i) ∪t≤T {In(t) \ Out(t′ < t)} = Load(t ≤ T ).
(ii) Load(T ) ∩ Load(T ′) = ∅ for any tile T ′ 6= T .
In Definition 1, Condition (i) was a simple inclusion in
the validity definition, which allows to define valid solutions
that load more data than needed. Now, the equality means
that we load exactly the data needed and only them. The
difference with Out(t′ < t) avoids to load the data already
modified before executing the tile T . Condition (ii) means that
all Load(T ) must be disjoint, thus forbids redundant loads,
i.e., data loaded several times, as illustrated in Figure 1. Note
however that this may increase the size of the local memory.
But, again, this assumption simplifies our general scheme.
TT−1T−2
In In InOut Out Out
LD
LDLD
Figure 1. Valid loads refined with exact loads for a 2D example.
Definition 4 (Exact Store). Store(t) is exact iff the following
condition hold.
(i) The function t 7→ Store(t) is valid.
(ii) Store(T ) ∩ Store(T ′) = ∅ for any tiles T 6= T ′.
Similarly, the equality in Condition (i) means that we expect
to store exactly the data modified: here, it cannot be an
over-approximation otherwise the execution of the tile strip
would store an undefined value to the DDR, possibly leading
to an incorrect code if one of the extra stores overwrites a
meaningful value. Condition (ii) means that all Store(T ) are
disjoint, thus forbids redundant stores, i.e., a value defined by
the tile strip is stored only once. This is illustrated in Figure 2.
D. Exact formulation
The previous definitions do not explicit the Load and
Store operators for a given tile T . The following theorem
expresses a solution, which corresponds to the case where
loads are performed as late as possible and stores as soon
as possible. Note that, unlike for the Store operator, an exact
Load operator is completely determined by Load(Tmin), the
data loaded for the very first tile Tmin of the tile strip, as
Load(T ) = Load(t ≤ T ) \ Load(t < T ), and these two terms
are fully defined by the functions In and Out.
Theorem 1. The functions T 7→ Load(T ) and T 7→ Store(T )
• Load(T ) = In(T ) \ {In(t < T ) ∪ Out(t < T )}
• Store(T ) = Out(T ) \ Out(t > T )
define load and store operators that are valid and exact.
The proof of this result and of the following theorems are
provided in the appendix for the review process. Intuitively,
Load(T ) gets all the data read in the tile T and removes data
already read (In(t < T )) and data already alive (Out(t < T )).
The latter contains the data read earlier, and data written earlier
without a previous read, that we actually want to remove. As
for Store(T ), it is exactly the data written for the last time
in T . We select the data written in the current tile (Out(T )),
which are not written later (Out(t > T )).
TT−1T−2
In In InOut Out Out
LD
LD LD
Store
Store
Figure 2. Valid stores refined with exact stores for a 2D example.
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Provided the sets In(t) and Out(t) can be precisely defined,
the previous theorem specifies how to compute the exact sets
of data to load from and to store to the DDR for every tile.
Otherwise, we usually have two options.
(i) Identify a subset of programs making possible an exact
computation. This is the option we chose in our current
implementation. The detail of the algorithm and the
implementation considerations will be given later.
(ii) Deal with approximation. In this case, we need to express
the validity conditions relating the operators Load and
Store to the approximated In and Out, and then to exhibit
such operators. We now discuss this second option.
E. A conservative approximation formulation
We now give a sufficient condition for the validity of Load
and Store dealing with the approximation. We also exhibit a
definition of the operators Load and Store, which is valid if
some additional conditions are met. The key simplifying idea
is to keep a scheme in which any data dependence within
the tile strip corresponds, after load and store insertions, to a
dependence in the local memory, i.e., no data is stored to the
DDR and then read from it in the same tile strip.
In the following, we assume the set In(t) to be over-
approximated by the set In(t), i.e., In(t) ⊆ In(t) for each tile t,
and the set Out(t) to be under- and over-approximated by the
sets Out(t) and Out(t): Out(t) ⊆ Out(t) ⊆ Out(t), for each
tile t. We adapt the validity conditions given by Definitions 1
and 2. The next theorems give a sufficient condition on the
sets In, Out, Out for Load and Store to be valid.
Theorem 2 (Valid approx. Load). The function t 7→ Load(t)
is valid if the following holds, for any tile T :
(i) ∪t≤T
{
In(t) \ Out(t′ < t)} ⊆ Load(t ≤ T ).
(ii) Out(t < T ) ∩ Load(T ) = ∅.
Theorem 2 is illustrated in Figure 3. As for Definition 1,
Condition (i) means that Load contains all the data read by
the current tile, without those already written in previous tiles.
The term In(t) can cause useless data to be read, but the term
Out(t′ < t) cannot cause already-written data to be loaded, be-
cause of Condition (ii). This condition removes from Load(t)
the data previously written, and possibly more, depending on
the approximation, but the loads are guaranteed to contain the
data read, thanks to the term In(t) in Condition (i). In fine,
the approximation can cause loads of useless data, as well as
redundant loads along the tile strip, but any data modified in
the tile strip and read after is read from the local memory.
TT−1T−2
In In InOut Out Out
Out
LD
LD
LD
LDLD
Figure 3. Valid approximated loads for a 2D example.
The conditions for Store are more tricky as, at first glance,
Store does not accept any approximation. Indeed, if Store is
over-approximated, extra data may be stored to the DDR,
causing useful data in the DDR to be crushed. Conversely,
if Store is under-approximated, we may forget to store useful
outputs defined by the tile strip. Both approximations may
cause an incorrect execution. Actually, an over-approximation
of the Store operator can be correct if the extra data to
be stored are exactly those already present in the DDR, as
illustrated in Figure 4. This would not crush any data and
would keep the program semantics. This condition holds when
Store(T ) ⊆ Load(t ≤ T )∪Out(t ≤ T ) for each tile T , i.e., any
data stored from the local memory to the DDR and not defined
by the previous tiles (T included) was previously loaded from
the DDR. Then, a sufficient condition for the Store operator
to be an over-approximation can be given as follows.
Theorem 3 (Valid approx. Store). The function t 7→ Store(t)
is valid if the following holds (with Tmax last tile of the strip):
(i) Out(t ≤ Tmax) ⊆ Store(t ≤ Tmax).
(ii) Store(T ) ∩ Out(t > T ) = ∅ for any tile T .
(iii) Store(T ) ⊆ In(t ≤ T )∪Out(t ≤ T ) for any tile T , when
used with a valid approximated Load.
We now exhibit Load and Store operators verifying these
conditions. The worst-case solution is to load, before the first
tile, all data potentially read in the tile strip and to store, after
the last tile, all data potentially written in the tile strip, i.e.,
Load(Tmin) = In(t ≤ Tmax) and Load(t) = ∅ if t 6= Tmin,
Store(Tmax) = Out(t ≤ Tmax) and Store(t) = ∅ if t 6= Tmax.
According to Theorems 2 and 3, this scheme is valid if
Out(t ≤ Tmax) ⊆ In(t ≤ Tmax) ∪ Out(t ≤ Tmax), which
means that we should also pre-load all data that cannot be
proved to be defined in the tile strip, i.e., Load(Tmin) = In(t ≤
Tmax) ∪
{
Out(t ≤ Tmax) \ Out(t ≤ Tmax)
}
. More generally,
consider the following operators (compare with Theorem 1):
Load(T ) = In(T ) \ {In(t < T ) ∪ Out(t < T )} (1)
Store(T ) = Out(T ) \ Out(t > T ) (2)
First note that, if the sets Out(T ) are not approximated, i.e.,
Out(T ) = Out(T ) = Out(T ), then there is no problem: the
operators Load and Store are both valid (and even exact w.r.t.
the sets In(T )) with the same proof as in Thm. 1. The difficulty
arises when the sets Out(T ) are not exact, as we now show.
It is easy to see that Store(t ≤ Tmax) = Out(t ≤ Tmax)
and that Store(T ) ∩ Out(t > T ) = ∅ for any tile T , hence
Conditions (i) and (ii) of Theorem 3 are satisfied. The function
TT−1T−2
In In InOut Out Out
LD
LD LD
Store
LD Store
Figure 4. Valid approximated stores for a 2D example.
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t 7→ Store(t) is valid if Condition (iii) is fulfilled, i.e., if
Store(T ) ⊆ In(t ≤ T ) ∪ Out(t ≤ T ) holds for any tile T , in
other words Out(T ) ⊆ In(t ≤ T )∪Out(t ≤ T )∪Out(t > T ).
This condition can always be fulfilled by increasing the over-
approximation In of In, i.e., with extra pre-loads. Unfortu-
nately, this is not as simple with the Load operator. Indeed,
the over-approximation on Out(t < T ) can prevent effective
input data to be loaded. As is, this definition does not directly
comply with the validity conditions of Theorem 2. We provide
additional constraints on In, Out, and Out, which are sufficient
to ensure the validity of the operators Load and Store. What
is needed is again to pre-load values that are needed but that
cannot be proved to be defined in the tile strip.
Theorem 4. The operators in Equations 1 and 2 define valid
load and store operators if the following holds for any tile T :
(i) Out(T ) ⊆ In(t ≤ T ) ∪ Out(t > T ) ∪ Out(t ≤ T ).
(ii) In(T ) ∩ {Out(t < T ) \ Out(t < T )} ⊆ In(t < T ).
This construction could be used to design a conservative
analysis that would cope with every kind of programs, pro-
viding that Constraints (i) and (ii) of Theorem 4 are met.
How to compute the sets In, Out, and Out verifying these
constraints is beyond the scope of this thesis, and is left for
future work. But, still, one can already noticed that a direct
approach consisting in over-approximating the sets In(T ) into
sets In(T ) will work. Indeed, the constraints on sets In(T )
always give a “lower bound”, but no “upper bound”. For
example, a simple solution to solve Constraint (i) is to add
Out(T ) \ Out(T ) to In(T ). Then, Constraint (ii), starting
from these new sets In(T ), define new lower bounds, by
induction, for decreasing values of T . The induction can
be avoided and approximated by defining directly In(T ) =
∪t>T
{
In(t) ∩ (Out(t′ ≤ T ) \ Out(t′ < t))} ∪ In(T ).
Note also that any over-approximation of Load(T ) is valid
as long as Condition (ii) of Theorem 2 is satisfied. All
these theoretical results give opportunities for handling cases
where program analysis cannot be performed exactly or when
approximating Load and Store sets allows a better packing of
data to be transferred. Again, this optimization is left for future
work. We believe also that abstract interpretation techniques
could be used to compute the sets In, Out, and Out, as in [12].
Then, a post-processing is needed to meet Constraints (i)
and (ii), as explained above with the sets In(T ).
III. ALGORITHMS FOR ANALYSIS AND CODE GENERATION
The previous section provides a specification of optimized
data transfers, which is more general than state-of-the-art
communication vectorization and coalescing. Indeed, standard
communication optimizations can eliminate redundant suc-
cessive reads and redundant successive writes, but a data
that is read and written alternatively several times in the
tile strip will generate as many remote accesses. With our
technique, the data is loaded and stored back only once:
in the meantime, it is locally stored and possibly modified,
thus reducing communications and increasing local reuse. To
make this possible, we need to show how we compute the
set of data stored locally (Section III-A), how we map them
to local memory (Section III-B), and how we generate the
corresponding communication processes (Section III-C).
A. An exact solution for computing the Load and Store sets.
In our current implementation, we focused on kernels in
the polytope model [13], where exact analysis is possible. For
this framework, we developed an algorithm, detailed in this
section, that implements the exact Load and Store operators
specified in the previous section. It computes the expressions
of Load(T ) and Store(T ) for a parametric (symbolic) tile T ,
which are used to generate the C communicating functions.
Our algorithm specifies the function Load, not directly with
the sets In and Out as in Theorem 1, but thanks to the
computation of FirstRead, the set of operations responsible
for a first read within the parameterized tile strip considered,
i.e., a read from a memory (array) location that has never
been read before in the tile strip. Theorem 5 gives the link
with Theorem 1. If values read in the tile strip are not written
earlier in the tile, we can define Load(T ) to be the first
reads that belong to the tile T , i.e., FirstRead ∩ T . Actually,
FirstRead ∩ T is a set of operations, not a set of data as
Load(T ), so we write Load(T ) = Input(FirstRead∩T ) where
Input gives the data read by a set of operations (defined at the
granularity of a memory access). FirstRead∩T contains more
information than Load(T ), which will be helpful for code
generation. Similarly, Store(T ) is obtained from LastWrite,
the operations responsible for a last write within the tile strip,
i.e., Store(T ) = Output(LastWrite ∩ T ), where Output gives
the data written by a set of operations.
Example 1. Figure 5 shows how we apply double buffering
and communication coalescing on the matrix multiply exam-
ple. The loops are tiled along the canonical directions, which
induces communications for matrices a and b (by blocks) while
the matrix c is modified locally. We write (I, J,K) the loop
counters of the tile loops, while (i, j, k) iterates into the tile
specified by (I, J,K), which is defined, for a size 32, by:
0 ≤ i, j, k ≤ N ∧ 32I ≤ i ≤ 32I + 31 ∧
32J ≤ j ≤ 32J + 31 ∧ 32K ≤ k ≤ 32K + 31
The tile size can be specified as an input by the user, but (so
far) cannot be parameterized, as this would lead to non-affine
constraints. The tile strip defined by I and J is obtained by
projection of the previous inequalities. Then, all expressions
for(i=0; i<=N; i++) {
for(j=0; j<=N; j++) {
for(k=0; k<=N; k++) {
c[i][j] = c[i][j]+
a[i][k]*b[k][j];
}
}
}
j
i
k
data reuse
double buffering
Write to the DDR plane
First Read b(k, j)
32I + 3132I
32J + 31
32J
First Read a(i, k)
Last Write c(i, j)
First Read c(i, j)
Figure 5. Applying the double-buffering scheme on matrix multiply.
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are given in terms of I and J , i.e., parameterized by the tile
strip. This feature is essential. For the tile strip (I, J), we get:
Array FirstRead() LastWrite()
a(i, j) (S, i, 32J, j) ∅
b(i, j) (S, 32I, j, i) ∅
c(i, j) (S, i, j, 0) (S, i, j,N)
In a more general situation, defining the operator Load just
with the first reads is incorrect. Indeed, as explained earlier, for
an array c, the first reads of c(~i) that are preceded by a write
of c(~i) should not be loaded, otherwise, this will cause a load
to overwrite the value of c(~i). To avoid this situation, one can
define the first read of c(~i) to be the first executed operation
among all the reads of c(~i) and the writes of c(~i). Then, to
define Load(T ), it suffices to restrict to the reads, the writes
corresponding to the forbidden case. This way, the operators
Load and Store are exact in the meaning of Definitions 3 and 4.
Theorem 5. The following operators are valid and exact:
Load(T ) = Input(FirstRead ∩ T )
Store(T ) = Output(LastWrite ∩ T )
Proof: By construction, Load(T ) contains all the first
reads (with the definition that takes into account previous
writes) in T , thus all data that are read in T , not read earlier,
and not defined earlier. Thus, Load(T ) is exactly defined as
in Theorem 1 by {In(T ) \ In(t < T )}\Out(t < T ). Similarly,
Store(T ) contains all the last writes in T , which means all the
data written in T and not written later again. In other words,
Load(T ) = Out(T ) \Out(t > T ). Theorem 1 then shows that
the sets Load and Store are valid and exact.
We now describe how to compute the sets FirstRead (the
sets LastWrite are computed in a similar way). For the sake
of clarity, we first explain how to compute FirstRead among
reads only, then how to modify the algorithm to get FirstRead
among reads and writes, and how to filter the actual reads.
For each array c, FirstRead(c) is obtained by first extracting
the set of operations reading a given c(~i0), where ~i0 is a
parameter. Then, we compute the read which is scheduled first
in the tile strip, which boils down to compute the lexicographic
minimum for a union of polytopes, as for instance-wise
exact data-flow analysis [14]. Then FirstRead(c) is given as a
discussion on the parameters value, including the array cell ~i0.
In the polytope model, all reads to c can be written as:
S` :~i ∈ D` : . . . = . . . c[u`(~i)] . . .
where D` is the iteration domain of the statement S`, ~i is
an iteration vector, and u` is an affine function. The reads of
c(~i0) in S` is the set of operations (S`,~i) that read c(~i0), i.e.,
u`(~i) = ~i0, and that are actually executed, i.e., (~i ∈ D`):
Read(c, S`) = {~i ∈ D` | u`(~i) = ~i0}
If c occurs once in S`, Read(c, S`) is a polytope (actually the
integer points in a polytope). Otherwise, in general, the result
of Read is (the integer points in) a union of polytopes.
Every statement S is given an affine schedule θS , assigning
an execution date to every iteration vector. This schedule is
obtained from the tiling specified by the user, as discussed in
Section II-A. We extend the definition of Read by providing
the execution date of ~i, ~t = θS`(~i) together with ~i:
Read(c, S`) = {(~t,~i) | ~t = θS`(~i) ∧ u`(~i) = ~i0 ∧~i ∈ D`}
To find the first instance of S` reading the cell c(~i0),
we need to get the pair (~t,~i) in Read(c, S`) that mini-
mizes the execution date ~t, i.e., the lexicographic minimum
(~tFirstRead,~iFirstRead) = min Read(c, S`). The first instance of S`
reading c(~i0) is (S`,~iFirstRead), with execution date ~tFirstRead. To
compute FirstRead(c), we to proceed the same way for every
assignment reading c, getting as many local first instances,
and to compute the global minimum, which is still a lexico-
graphic minimum. In other words, if S1, . . . , Sn denote the
assignments reading c, the global FirstRead(c) is:
FirstRead(c) = min (Read(c, S1) ∪ . . . ∪ Read(c, Sn))
which is computed with the equivalent form:
FirstRead(c) = min (min Read(c, S1), . . . ,min Read(c, Sn))
The inner lexicographic minima apply on polytopes that
depend on parameters such as ~i0 (the array cell whose first
read is searched). As ~i0 is unknown, the result is a discussion
on ~i0, giving for such or such domain the corresponding pair
(~tmin,~imin). We actually get a set of clauses:[
~n ∈ D′1 : (~tmin1 ,~imin1)
]
∨ . . . ∨
[
~n ∈ D′p : (~tminp ,~iminp)
]
where ~n is the vector of parameters (including ~i0), and ~tmink
and ~imink are affine expressions of the parameters. Parametric
integer linear programming [15], widely used in program
analysis in the polytope model, gives the result as a selection
tree on ~n, the QUAST (quasi-affine selection tree).
The outer minimum is the lexicographic minimum of a set
of clauses, obtained by standard combination techniques [14].
We also tag each set of clauses with the corresponding assign-
ment (S`), so it will be remembered during the combination.
Finally, the result gives FirstRead(c) as a set of tagged clauses:[
~n ∈ D′1 : (S`1 ,~imin1)
]
∨ . . . ∨
[
~n ∈ D′p : (S`p ,~iminp)
]
The vector of parameters ~n includes ~i0 and also the counters
defining the tile strip being considered (I and J in the matrix-
multiply example). Also, our method works with any affine
(multi-dimensional) schedule, which makes it very general.
This explained how to compute FirstRead(t) among reads
only. A simple modification allows to compute FirstRead(t)
among reads and writes. Each time S` writes the array
cell c[v`(~i)], it suffices to complete the set Read(c, S`) with
(~t,~i) | ~t = θS`(~i) ∧ v`(~i) = ~i0 ∧~i ∈ D`}. We now get two
sets of clauses Rmin(k) and Wmin(k). We tag Wmin(k), then
we compute the global minimum with the method described
above. Then, it suffices to remove from the final system of
clauses, the tagged clauses coming from a Wmin(k), i..e, to
not consider the leaves of the QUAST tagged with writes.
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B. Local memory management and code generation
With our method, the variables are loaded in the local
memory just before needed and then stored back to the DDR
at the expiration of their lifetime in the tiled strip. Meanwhile,
the computations are done in the local memory, using the
temporary images of the variables. We now explain how they
are stored in the local memory. Each variable must be mapped
to the local memory in such a way that (i) two data live at the
same time cannot be mapped to the same local address, and
(ii) the local memory size must be as small as possible.
Unlike the methods developed in [16], [17], which try to
pack data optimally (in size), possibly with complex and
expensive mapping functions and reorganization, we prefer to
rely on array contraction based on modular mappings [18]. In
this framework, an array cell a(~i) is mapped to a local array
cell a_tmp(σ(~i)) where σ(~i) = A~i mod ~b, A is an integer
matrix, and ~b is an integral vector defining a modulo operation
component-wise. In many cases, the array index functions are
uniform (i.e., they are translations with respect to the loop
indices as in a[i][j-1]) and the program reads and writes
consecutive array cells. The set of live array cells is a window
sliding during a tiled program execution, allowing efficient
memory optimizations [19]. The framework presented in [18]
generalizes this situation, given an analysis of live array cells.
Back to Example 1. As shown earlier, for every (complete)
tile (I, J,K), the following region is loaded in a_tmp:
Loada(I, J,K) = a[bI : bI + b− 1][bK : bK + b− 1]
(Here b, the tile size, is 32). Meanwhile, the double buffering
process loads in a_tmp the data for the next tile (I, J,K+1):
Loada(I, J,K+1) = a[bI : bI + b− 1][bK+ b : bK+2b− 1]
This means that at the same time, a_tmp needs at most b× 2b
array cells: b cells in the first dimension and 2b cells in the
second dimension. Now, the issue is to map the array a to the
local array a_tmp. This can be done thanks to the mapping:
σ : a[i][k] 7→ a_tmp[i mod b][k mod 2b]
Here, the mapping corresponds exactly to two blocks, used
in a double-buffering manner. In general, the situation can be
more complex, in particular due to local reuse in the tile strip.
The principles of the array contraction technique developed
in [18] for the theoretical part and [20] for the program analy-
sis part are the following. First, a conflict relation ./ is defined,
relating array cells whose lifetime conflict: a(~i) ./ a(~j) if the
lifetime intervals of a(~i) and a(~j) are not disjoint. From the
relation ./, the conflict polyhedron DS = {~i−~j | a(~i) ./ a(~j)}
is derived, which represents the sliding window mentioned
above. Then, an admissible lattice for DS is built, i.e., an in-
teger lattice L such that DS∩L = {0}. A mapping σ is finally
derived from L so that kerσ = L. For our implementation,
we use the tool CLAK made available by the authors of [20].
It takes as input a polyhedron (the set DS) and produces an
admissible lattice for DS and a corresponding mapping σ.
Back to Example 1. For array a, for a given tile, the region
[bI : bI + b − 1][bK : bK + b − 1] is used while the region
[bI : bI + b − 1][bK + b : bK + 2b − 1] is loaded. Thus, the
conflict polyhedron is DS = [−b+1; b−1]× [−2b+1; 2b−1].
The integer lattice L generated by the vectors (b, 0) and
(0, 2b) is the smallest admissible lattice for DS: it has
determinant 2b2 and, during program execution, 2b2 array
cells are simultaneously live. In general however, the best
modular mapping may lead to a size larger than the maximal
number of simultaneously-live array cells, though acceptable.
From the lattice L = (b, 0)Z + (0, 2b)Z, the mapping
σ(i, j) = (i mod b, j mod 2b) is derived. It has kerσ = L.
Given a schedule θ defining an execution order , two
array cells a(~i) and a(~j) conflict (see Figure 6) if there exist
a read Ri of a(~i), a read Rj of a(~j), a write Wi of a(~i)
executed before Ri, a write Wj of a(~j) before Rj , such that:
θ(Wi) θ(Rj) ∧ θ(Wj) θ(Ri)
This amounts to consider that an array cell is live from its very
first write to its very last read, even when it is written several
times and live only on several smaller “intervals”. For our
specific usage, this means that a local array cell is considered
live from the time it is loaded to its last use in the tile strip.
This is exactly the semantics we need, if we can express θ.
To express θ, we need to derive from the original kernel a
double-bufferized version with the adequate schedules, then to
apply the method mentioned above to contract the local arrays.
It is actually sufficient to specify the double-bufferized version
as a system of clauses expressing the loads, the reads/writes in
the tile strip, and the stores, together with a schedule. This is
done by defining load, compute, and store clauses as follows.
For each array a, we compute FirstRead(a) as described
previously. We get a system of clauses:
FirstRead(a) =
[
~i ∈ D1 : S1(~i)
]
∨ . . . ∨
[
~i ∈ Dn : Sn(~i)
]
To get the restriction on a tile T , we intersect each domain Di
with T , to get the expression of FirstRead(a, T ) as:[
~i ∈ (D1 ∩ T ) : S1(~i)
]
∨ . . . ∨
[
~i ∈ (Dn ∩ T ) : Sn(~i)
]
For further clause manipulations, we rewrite properly each
Sk(~i) as a load into a_tmp. If the access to a corresponding
to the first read in Sk(~i) is a(uk(~i)), we redefine Sk(~i) as
a_tmp(uk(~i)) = a(uk(~i)) (this is before array contraction).
Then, we add these clauses to the set L of load clauses.
Similarly, we write the original kernel array accesses as a
system of clauses. As the computations operate on local arrays,
we substitute each array a by its local image a_tmp. We add
these clauses to the set C of compute clauses. For the stores,
we replace each last write referenced as a(vk(~i)) in Sk(~i) by
a(vk(~i)) = a_tmp(vk(~i)) (again before array contraction) and
we add these clauses to the set S of store clauses.
It remains to specify for each clause of L, C, and S the
schedule specifying the double-buffering execution order. As
the double-buffering scheme operates on blocks of two tiles,
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Figure 6. Condition a(i) ./ a(j).
Fct Schedule Fct Schedule
L0 (K, 0)
C0 (K, 1) L1 (K − 1, 1)
S0 (K, 2) C1 (K − 1, 2)
S1 (K − 1, 3)
Figure 7. Pipelined schedule.
the schedule cannot be specified directly as an affine function.
To overcome this issue, we partition each of the sets of
clauses L, C, and S in two parts, emulating a loop unrolling
by 2. We define L0, C0, and S0 (resp. L1, C1, and S1) the
restriction to even (resp. odd) tiles. If K is the innermost
tile counter (iterating on the tile strip), it suffices to add the
constraint K = 2p (resp. K = 2p+1) to each domain of L, C,
and S, where p is a fresh integer variable. Now, it is easy to
specify the double buffering with an affine schedule θdb. For
example, the schedule corresponding to the scheme described
in Figure 8 is given in the table of Figure 7.
This schedule is affine and specifies the same double-
buffering execution order. It is actually very coarse-grain, as
each function is assumed to execute its operations in parallel.
Of course, this is not the case, but this is actually sufficient
to specify the conflicts among the local variables, the only
important thing for array contraction. Finally, we get the
mapping functions σ for each local array by applying the array
contraction technique we described before, to the program
defined by the set of clauses L0, C0, S0, L1, C1, and S1,
and the schedule θdb, focusing on accesses to local arrays.
C. Generation of load, compute, and store kernels
It remains to generate the final, C2H-compliant, C program
implementing the double-bufferized input kernel version. We
generate 5 functions (we call them drivers) that are translated
by C2H into separate hardware accelerators. For each tile strip,
the function Compute() processes all the tiles sequentially,
whereas the functions Load0(), Load1(), Store0(), and Store1()
process the tiles two-by-two, starting from the first (resp. sec-
ond) tile for Load0() and Store0() (resp. Load1() and Store1()).
Each driver contains a loop nest iterating over the tiles. For
each tile (T1, . . . , Tn), a piece of code (we call it kernel)
is executed performing the required loads, computations, or
stores. The drivers are meant to be run in parallel and respect
the double-buffering schedule thanks to synchronization sig-
nals, as depicted in Figure 8. Dotted arrows represent kernel-
level synchronizations used to sequentialize the accesses to the
DDR. These synchronizations, implemented as blocking reads
and writes in FIFOs of size 1, are sent as soon as the last
request to the DDR within a tile is done, to avoid the penalty
due to the finite-state machine (FSM) structure of loops in
C2H, and are thus embedded in the corresponding kernel.
L1
S0
C S1
L0 C
Figure 8. Pipelined double-buffered synchronization signals and schedule.
The remaining synchronizations, represented with blue arrows
are not embedded in the kernels but outside, to make sure
that DDR latencies are respected. This way, computations and
communications are pipelined and latencies are hidden. The
subtleties of this implementation and the interaction with the
specificities of C2H are out of the scope of this paper. 1 All
input programs are compiled according to this template. The
tricky part is to feed the template with the kernels for loads,
computations, and stores. We now show how this is done.
Code generation in the polytope model has been addressed
with success leading to powerful methods and tools such as
CLooG [8]. A direct approach is to feed ClooG with the
system of clauses L, C, and S defined previously, together
with a sequential schedule. In our context however, this
gives a correct but inefficient code. A better solution is to
generate each kernel as a single “linearized” loop executing
one instruction per iteration. This has several benefits:
• In C2H, data fetches in loops are pipelined to hide
latency: a special state is added (after a precomputed
constant number of cycles) which stalls the FSM until
the data is received. After a loop, the long pipeline of the
loop must be drained, resulting in an important penalty.
Linearizing nested loops avoids these nested penalties.
• Reading or writing successively in different rows of
the DDR degrades the throughput. With a single loop,
iterating sequentially on different data sets (thanks to if
statements), we can specify the order in which loads and
stores are scanned. Furthermore, such a loop is nicely
pipelined with C2H, with one DDR access per iteration.
Such a linearization can be done with the Boulet-Feautrier
algorithm [9]. The program to be generated is specified as
a system of clauses: ~i ∈ D1 : S1(~i) ∨ . . . ∨~i ∈ Dn : Sn(~i)
and a schedule θ. The algorithm generates two functions,
First() and Next(). First() gives the first operation to be
executed, according to the specified schedule θ. This amounts
to compute a lexicographic minimum, as for the FirstRead
and LastWrite functions. The result is a selection tree giving
the first operation depending on parameters. Next() maps an
operation S`(~j) to its immediate successor in the execution
order specified by θ. The computation is similar to First(),
with the additional constraint that the result must be executed
after S`(~j). Again, a selection tree is generated that gives the
next operation depending on parameters value, including ~j.
When the next operation does not exist, the tree leads to a
leaf with a special operation ⊥. The final code looks like:
ω := F i r s t ( ) ;
w h i l e (ω 6= ⊥ ) {
Execu te (ω ) ;
ω := Next (ω ) ;
}
In this code, Execute(ω) is
a macro in charge of exe-
cuting the operation ω, typ-
ically a single load request.
To achieve spatial locality in the DDR accesses, we scan
the loads (same for stores) as follows. If the read of a`
in Sk(~i) is done with the reference a`(uk(~i)), we attach,
1Due to double blind review, we cannot refer to any publication where all
this is explained. We will add a reference if this work is accepted.
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to each clause {~i ∈ (Dk ∩ t) : Sk(~i)} of the set of
clauses L, the schedule θgen(Sk,~i) = (`, uk(~i)). This defines
a lexicographic order: the first dimension ` implies that the
arrays are read one after the other, with no interleaving. The
second dimension uk(~i) implies that the array cells are loaded
in the increasing lexicographic order of the indices, thus as
much as possible row by row. Giving L together with θgen to
the Boulet-Feautrier method gives the desired load kernel.
We point out that the generation of selection trees, in
particular for Next(), must be done carefully to avoid a code
blow-up. For each clause, a selection tree is computed, which
represents the closest instance to S`(~j) w.r.t. θ. These selection
trees are then combined to obtain the final tree, using several
tricks and simplifications techniques, similar to those described
in [14]. Combining the selection trees by increasing distance
to S`(~j) leads to drastic simplifications. Then, several pattern-
matching recipes are applied to remove unreachable branches
and to simplify the tree. As simplifications are applied on the
fly, this also reduces the global time complexity of the process.
To conclude, the fact that all these methods – the compu-
tation of first reads and last writes (as data-flow analysis), the
computation of a modular mapping for designing local buffers,
and the scanning of polytopes for kernel generation – can be
expressed for a given schedule θ makes the whole technique
transparent, without even generating an initial loop tiling.
IV. EXPERIMENTAL RESULTS
We implemented our methods using the polyhedral libraries
PIP [15] and Polylib [21]. Our prototype takes as input
the C source code of a small kernel to be optimized and
generates a C source code, which fully implements a C2H-
compliant double-bufferized optimization. The input param-
eters, such as the loop tiling, are specified with pragmas
in the source code. The HLS tool C2H is then used to
automatically generate the complete hardware implementation,
with its interface. The designs were synthesized on the Altera
Stratix II EP2S180F1508C3 FPGA, running at 100 MHz,
and connected to an outside DDR memory, of specification
JEDEC DDR-400 128 Mb x8, CAS 3.0, running at 200 MHz.
Even for elementary kernels, generating adequate C codes
that can be automatically synthesized with no additional
handmade VHDL glue, while exploiting the maximal DDR
bandwidth, is tricky. With C2H, we showed that this is
feasible, if codes and synchronizations are written in a specific,
though generic, way. We first optimized by hand several
elementary kernels for which communication re-organization
is mandatory. We used this preliminary study to design our
automatic code generator and evaluate its quality. Achieving
the same performance automatically was already a challenge.
The first kernel is a DMA transfer from and to the DDR:
for (i=0; i<n; i++) b[i] = a[i];
The second kernel sums 2 vectors, using 3 non-aliasing arrays:
for (i=0; i<n; i++) c[i] = a[i] + b[i];
The third kernel, the matrix-multiply example of Figure 5, is
already more involved: the original code has only a few lines
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Figure 9. Automatically-optimized vs. original code: DMA and vector sum.
but the version optimized by hand (more or less a double-
buffered matrix multiply by block) has more than 500 lines!
We used ModelSim to evaluate our solution. As depicted
in Figures 9 and 10, the optimized versions can run 6x or
more faster than the direct implementations (remember that the
maximal speed-up is at most 8, if we start from a code where
successive DDR accesses are in different rows). Note again
that these speed-ups are obtained not because the computations
are parallelized (tiles are run in sequential), not only because
the communications are pipelined (this is also the case in
the original versions), but because the DDR requests are
reorganized so that successive accesses are on the same row
as much as possible, because some communications overlap
computations, and because some data reuse is exploited.
However, to achieve this, there is a price to pay from the
point of view of hardware resources, in addition to the local
memories involved to store data locally. This is illustrated
by Figure 11, which gives different parameters measuring
the hardware usage: the number of look-up tables (column
“ALUT”), of registers (“Ded. reg.”), of dedicated registers and
additional registers used by the synthesis tool (“Total reg.”),
and of hard 9-bit multiplication IP cores (“DSP block”). Also,
compared to the manually-transformed versions, the automatic
versions use slightly more ALUT and registers, mostly because
they use two separate FIFOs for synchronization between the
drivers Load0() and Load1(), and the driver Compute() (we
changed the design to make it more generic). They also use
more multipliers to perform tile address calculations, which
could be removed by standard strength reduction techniques.
The optimized versions also have a slightly smaller maxi-
mum running frequency than the original designs (see column
“Max. freq.” in MHz). This is mostly due to the Avalon
interconnect routing. However, if the designs already saturate
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Figure 10. Automatically-generated vs. original code: matrix multiply.
RR n° 7648
Program Analysis and Source-Level Communication Optimizations for High-Level Synthesis 12
Kernel ALUT Ded. reg. Total reg.
System alone 4406 3474 3606
DMA original 4598 3612 3744
DMA manual opt. 9853 10517 10649
DMA automatic 11052 12133 12265
Vector sum original 5333 4607 4739
Vector sum manual opt. 10881 11361 11493
Vector sum automatic 11632 13127 13259
Mat. mul. original 6452 4557 4709
Mat. mul. manual opt. 15255 15630 15762
Mat. mul. automatic 24669 32232 32364
Kernel DSP block Max freq. Speed-up
System alone 8 205.85
DMA original 8 200.52 1
DMA manual opt. 8 162.55 6.01
DMA automatic 48 167.87 5.99
Vector sum original 8 189.04 1
Vector sum manual opt. 8 164 6.54
Vector sum automatic 48 159.8 6.51
Mat. mul. original 40 191.09 1
Mat. mul. manual opt. 188 162.02 7.37
Mat. mul. automatic 336 146.25 7.32
Figure 11. Synthesis results of DMA, vector sum, and matrix multiply
kernels, for original code, manual optimization, and automatic generation.
the memory bandwidth at 100 MHz, running the systems at a
higher frequency will not speed up them anyway. Compared to
the manually-optimized versions, the reduction of the maximal
frequency could come from more complex codes and the use
of double-port memories available in the FPGA. The use of
such memories induces additional synthesis constraints.
V. CONCLUSION
In the context of high-level synthesis (HLS) of hardware
accelerators mapped on FPGA, we proposed an automatic
translation method to optimize, at source level, a kernel linked
to an external DDR memory. The result is a set of C functions,
translated by the C-to-VHDL compiler of Altera C2H in
separate communicating hardware accelerators, which exploit
as much possible the bandwidth to the DDR. Our method relies
on a code restructuring that combines loop tiling (specified
by the user), advanced communication coalescing and data
reuse, pipelining of communicating processes in a double-
buffer fashion, buffer size optimization, and optimized loop
linearization. It has been fully implemented as a prototype, and
the first experimental results show that the method is effective
and gives promising results compared to handmade design. To
our knowledge, this is the first time, in the context of HLS,
that such accelerators are automatically generated.
So far, we restricted our implementation to static control
programs for which the sets Load(T ) and Store(T ) (commu-
nications for a tile T ) can be built by computing the first
reads and last writes of each array location. However, the
specification we gave for performing communication coalesc-
ing and data reuse in a tile strip is much more general. It
also covers the case where the sets of In(T ) and Out(T )
(data read and written in a tile T ) are approximated. Building
the sets Load(T ) and Store(T ) through the computation of
the sets In(T ) and Out(T ), or approximations, may lead to
faster algorithms and to sets less complex to scan. Analysis
techniques such as those developed in PIPS [22] may be
useful. This has still to be explored. We also believe that
our general formulation to optimize transfers of remote data,
while exploiting data reuse, is of interest for other types of
architectures where a kernel is deported on an accelerator with
a smaller local memory, as for GPGPUs [16], [17].
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APPENDIX
As the review process is double blind, we cannot refer to the
PhD manuscript where all details of this work are provided.
For completeness of the review process, we give here, in an
appendix, the proofs of the theorems of Section II. If the paper
is accepted, we will refer to the PhD thesis in the final version.
Theorem 1. The functions T 7→ Load(T ) and T 7→ Store(T )
• Load(T ) = In(T ) \ {In(t < T ) ∪ Out(t < T )}
• Store(T ) = Out(T ) \ Out(t > T )
define load and store operators that are valid and exact.
Proof: First, consider the Load operator. By definition,
Load(t ≤ T ) = ∪t≤T {(In(t) \ In(t′ < t)) \ Out(t′ < t)} is
a subset of ∪t≤T {In(t) \ Out(t′ < t)}. Conversely, let x be
in this latter union and let t0 be the smallest tile index such
that x ∈ In(t0) \ Out(t < t0). By definition, for all t < t0,
x /∈ Out(t), thus x /∈ In(t), by minimality of t0. Thus x
belongs to Load(t0) and, finally, to Load(t ≤ T ). This proves
that Load(t ≤ T ) = ∪t≤T {In(t) \ Out(t′ < t)}, which is
Condition (i) of Definition 3 (exact Load). As for Condition (ii)
of Definition 3, it holds from the fact that Load(T )∩Load(T ′),
for T ′ < T , is a subset of (In(T ) \ In(t < T )) ∩ Load(T ′),
thus a subset of (In(T ) \ In(T ′)) ∩ Load(T ′) and, finally, of
(In(T ) \ Load(T ′)) ∩ Load(T ′), which is empty.
Note also that Out(t < T ) ∩ Load(T ) = Out(t < T ) ∩
((In(T ) \ In(t < T )) \ Out(t < T )) = ∅, thus Condition (ii)
of Definition 1 (valid Load) is satisfied. As this condition
is always satisfied for the first tile Tmin and as the Load
operator is uniquely defined given Load(Tmin), this proves
that an exact load operator is always valid. There is no need
to add Condition (ii) of Definition 1 in Definition 3.
Now, consider the Store operator: Store(T )∩Store(T ′) = ∅
for T ′ < T and Store(t ≤ Tmax) = Out(t ≤ Tmax).
This proves Condition (ii) of Definition 4 (exact Store) and
Condition (i) of Definition 2 (valid Store). Condition (ii) of
Definition 2 is also satisfied as, by definition of the store
operator, Out(t > T ) is removed from Store(T ).
Theorem 2 (Valid approx. Load). t 7→ Load(t) is valid if the
following holds, for any tile T :
(i) ∪t≤T
{
In(t) \ Out(t′ < t)} ⊆ Load(t ≤ T ).
(ii) Out(t < T ) ∩ Load(T ) = ∅.
Proof: It is sufficient to prove that these conditions imply
the correctness conditions given by Definition 1. Let us first
check that Condition (i) of Definition 1 holds. This is clear
because In(T ) \Out(t′ < t) is included in In(t) \Out(t′ < t),
thus in Load(t ≤ T ). Similarly, since, for each tile t, Out(t) ⊆
Out(t), Condition (ii) of Definition 1 is verified.
Theorem 3 (Valid approx. Store). The function t 7→ Store(t)
is valid if the following holds (with Tmax last tile of the strip):
(i) Out(t ≤ Tmax) ⊆ Store(t ≤ Tmax).
(ii) Store(T ) ∩ Out(t > T ) = ∅ for any tile T .
(iii) Store(T ) ⊆ In(t ≤ T )∪Out(t ≤ T ) for any tile T , when
used with a valid approximated Load.
Proof: The first two conditions show that Store(T ) is
an over-approximation that verifies Conditions (i) and (ii)
of Definition 2 (valid Store), because of the approximation
Out(t) ⊆ Out(t) for each tile t. Condition (iii) ensures the
correctness of Store, as the previous discussion explained, if it
implies Store(T ) ⊆ Load(t ≤ T )∪Out(t ≤ T ) for each tile T .
If the function t 7→ Load(t) is a valid approximated Load, then
∪t≤T
{
In(t) \ Out(t′ < t)} ⊆ Load(t ≤ T ) (Condition (i)
of Theorem 2). Furthermore, ∪t≤T
{
In(t) \ Out(t′ < t)} ∪
Out(t ≤ T ) = ∪t≤T In(t)∪Out(t ≤ T ) = In(t ≤ T )∪Out(t ≤
T ). Thus, if Store(T ) ⊆ In(t ≤ T ) ∪ Out(t ≤ T ), then
Store(T ) ⊆ In(t ≤ T ) ∪ Out(t ≤ T ). Thus Store(T ) ⊆
Load(t ≤ T )∪Out(t ≤ T ) and the Store operator is valid.
Theorem 4. Load(T ) = In(T ) \ {In(t < T ) ∪ Out(t < T )}
and Store(T ) = Out(T ) \ Out(t > T ) define valid load and
store operators if the following holds for any tile T :
(i) Out(T ) ⊆ In(t ≤ T ) ∪ Out(t > T ) ∪ Out(t ≤ T ).
(ii) In(T ) ∩ {Out(t < T ) \ Out(t < T )} ⊆ In(t < T ).
Proof: We already proved the validity of Store provided
Constraint (i), which can be easily interpreted: it means that
if a data appears to be defined in a tile T , then either it can
be proved to be defined in T or earlier (set Out(t ≤ T )), or it
will appear to be defined again later (and will be stored later,
set Out(t > T )), or it has been accessed in T or earlier (thus
loaded or defined earlier, if Load is valid). For the validity of
Load, Condition (ii) of Thm. 2 is satisfied as Out(t < T ) is
removed. It remains to consider Condition (i) of Thm. 2.
The proof is similar to the proof of Theorem 1. First, it is
immediate to show that the set Load(t ≤ T ) is a subset of
∪t≤T
{
In(t) \ Out(t′ < t)} since Out(t′ < t) ⊆ Out(t′ < t).
Now, let x be in this latter union and let t0 be the smallest
tile index such that x ∈ In(t0) \Out(t < t0). By construction,
for all t < t0, x /∈ Out(t). This implies x /∈ In(t) for all
t < t0, otherwise this would contradict the minimality of t0.
Thus x belongs to
{
In(t0) \ Out(t < t0)
}\In(t < t0). Now, if
x /∈ Load(t0) then, by definition of Load(t0), x must belong to
Out(t < t0)\Out(t < t0). We now use the last condition of the
theorem: x ∈ In(t < t0), a contradiction. Thus x ∈ Load(t0)
and Condition (i) of Thm. 2 is satisfied with an equality.
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